2018-05-14 16:17:24 +02:00
|
|
|
/* Library made by: g4lvanix
|
|
|
|
* Github repository: https://github.com/g4lvanix/I2C-master-lib
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <avr/io.h>
|
|
|
|
#include <util/twi.h>
|
|
|
|
|
|
|
|
#include "i2c_master.h"
|
2018-06-13 05:37:06 +02:00
|
|
|
#include "timer.h"
|
2019-03-12 18:23:28 +01:00
|
|
|
#include "wait.h"
|
2018-05-14 16:17:24 +02:00
|
|
|
|
2018-10-09 00:27:04 +02:00
|
|
|
#ifndef F_SCL
|
2019-03-12 18:23:28 +01:00
|
|
|
# define F_SCL 400000UL // SCL frequency
|
2018-10-09 00:27:04 +02:00
|
|
|
#endif
|
2018-05-14 16:17:24 +02:00
|
|
|
#define Prescaler 1
|
2019-03-12 18:23:28 +01:00
|
|
|
#define TWBR_val ((((F_CPU / F_SCL) / Prescaler) - 16) / 2)
|
2018-05-14 16:17:24 +02:00
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
void i2c_init(void) {
|
|
|
|
TWSR = 0; /* no prescaler */
|
2018-07-18 18:55:57 +02:00
|
|
|
TWBR = (uint8_t)TWBR_val;
|
2019-04-07 02:30:48 +02:00
|
|
|
|
|
|
|
#ifdef __AVR_ATmega32A__
|
|
|
|
// set pull-up resistors on I2C bus pins
|
|
|
|
PORTC |= 0b11;
|
|
|
|
|
|
|
|
// enable TWI (two-wire interface)
|
|
|
|
TWCR |= (1 << TWEN);
|
|
|
|
|
|
|
|
// enable TWI interrupt and slave address ACK
|
|
|
|
TWCR |= (1 << TWIE);
|
|
|
|
TWCR |= (1 << TWEA);
|
|
|
|
#endif
|
2018-05-14 16:17:24 +02:00
|
|
|
}
|
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
i2c_status_t i2c_start(uint8_t address, uint16_t timeout) {
|
2018-07-18 18:55:57 +02:00
|
|
|
// reset TWI control register
|
|
|
|
TWCR = 0;
|
|
|
|
// transmit START condition
|
2019-03-12 18:23:28 +01:00
|
|
|
TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
|
2018-06-13 05:37:06 +02:00
|
|
|
|
2018-06-20 22:26:43 +02:00
|
|
|
uint16_t timeout_timer = timer_read();
|
2019-03-12 18:23:28 +01:00
|
|
|
while (!(TWCR & (1 << TWINT))) {
|
2018-06-23 20:18:47 +02:00
|
|
|
if ((timeout != I2C_TIMEOUT_INFINITE) && ((timer_read() - timeout_timer) >= timeout)) {
|
2018-06-20 22:26:43 +02:00
|
|
|
return I2C_STATUS_TIMEOUT;
|
2018-06-13 05:37:06 +02:00
|
|
|
}
|
2018-06-20 22:26:43 +02:00
|
|
|
}
|
2018-05-16 04:30:58 +02:00
|
|
|
|
2018-07-18 18:55:57 +02:00
|
|
|
// check if the start condition was successfully transmitted
|
2019-03-12 18:23:28 +01:00
|
|
|
if (((TW_STATUS & 0xF8) != TW_START) && ((TW_STATUS & 0xF8) != TW_REP_START)) {
|
|
|
|
return I2C_STATUS_ERROR;
|
|
|
|
}
|
2018-05-16 04:30:58 +02:00
|
|
|
|
2018-07-18 18:55:57 +02:00
|
|
|
// load slave address into data register
|
|
|
|
TWDR = address;
|
|
|
|
// start transmission of address
|
2019-03-12 18:23:28 +01:00
|
|
|
TWCR = (1 << TWINT) | (1 << TWEN);
|
2018-06-13 05:37:06 +02:00
|
|
|
|
2018-06-20 22:26:43 +02:00
|
|
|
timeout_timer = timer_read();
|
2019-03-12 18:23:28 +01:00
|
|
|
while (!(TWCR & (1 << TWINT))) {
|
2018-06-23 20:18:47 +02:00
|
|
|
if ((timeout != I2C_TIMEOUT_INFINITE) && ((timer_read() - timeout_timer) >= timeout)) {
|
2018-06-20 22:26:43 +02:00
|
|
|
return I2C_STATUS_TIMEOUT;
|
2018-06-13 05:37:06 +02:00
|
|
|
}
|
2018-06-20 22:26:43 +02:00
|
|
|
}
|
2018-05-16 04:30:58 +02:00
|
|
|
|
2018-07-18 18:55:57 +02:00
|
|
|
// check if the device has acknowledged the READ / WRITE mode
|
|
|
|
uint8_t twst = TW_STATUS & 0xF8;
|
2019-03-12 18:23:28 +01:00
|
|
|
if ((twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK)) {
|
|
|
|
return I2C_STATUS_ERROR;
|
|
|
|
}
|
2018-05-16 04:30:58 +02:00
|
|
|
|
2018-07-18 18:55:57 +02:00
|
|
|
return I2C_STATUS_SUCCESS;
|
2018-05-14 16:17:24 +02:00
|
|
|
}
|
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
i2c_status_t i2c_write(uint8_t data, uint16_t timeout) {
|
2018-07-18 18:55:57 +02:00
|
|
|
// load data into data register
|
|
|
|
TWDR = data;
|
|
|
|
// start transmission of data
|
2019-03-12 18:23:28 +01:00
|
|
|
TWCR = (1 << TWINT) | (1 << TWEN);
|
2018-06-13 05:37:06 +02:00
|
|
|
|
2018-06-20 22:26:43 +02:00
|
|
|
uint16_t timeout_timer = timer_read();
|
2019-03-12 18:23:28 +01:00
|
|
|
while (!(TWCR & (1 << TWINT))) {
|
2018-06-23 20:18:47 +02:00
|
|
|
if ((timeout != I2C_TIMEOUT_INFINITE) && ((timer_read() - timeout_timer) >= timeout)) {
|
2018-06-20 22:26:43 +02:00
|
|
|
return I2C_STATUS_TIMEOUT;
|
2018-06-13 05:37:06 +02:00
|
|
|
}
|
2018-06-20 22:26:43 +02:00
|
|
|
}
|
2018-05-16 04:30:58 +02:00
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
if ((TW_STATUS & 0xF8) != TW_MT_DATA_ACK) {
|
|
|
|
return I2C_STATUS_ERROR;
|
|
|
|
}
|
2018-05-16 04:30:58 +02:00
|
|
|
|
2018-07-18 18:55:57 +02:00
|
|
|
return I2C_STATUS_SUCCESS;
|
2018-05-14 16:17:24 +02:00
|
|
|
}
|
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
int16_t i2c_read_ack(uint16_t timeout) {
|
2018-07-18 18:55:57 +02:00
|
|
|
// start TWI module and acknowledge data after reception
|
2019-03-12 18:23:28 +01:00
|
|
|
TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
|
2018-06-13 05:37:06 +02:00
|
|
|
|
2018-06-20 22:26:43 +02:00
|
|
|
uint16_t timeout_timer = timer_read();
|
2019-03-12 18:23:28 +01:00
|
|
|
while (!(TWCR & (1 << TWINT))) {
|
2018-06-23 20:18:47 +02:00
|
|
|
if ((timeout != I2C_TIMEOUT_INFINITE) && ((timer_read() - timeout_timer) >= timeout)) {
|
2018-06-20 22:26:43 +02:00
|
|
|
return I2C_STATUS_TIMEOUT;
|
2018-06-13 05:37:06 +02:00
|
|
|
}
|
2018-06-20 22:26:43 +02:00
|
|
|
}
|
2018-06-13 05:37:06 +02:00
|
|
|
|
2018-07-18 18:55:57 +02:00
|
|
|
// return received data from TWDR
|
|
|
|
return TWDR;
|
2018-05-14 16:17:24 +02:00
|
|
|
}
|
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
int16_t i2c_read_nack(uint16_t timeout) {
|
2018-07-18 18:55:57 +02:00
|
|
|
// start receiving without acknowledging reception
|
2019-03-12 18:23:28 +01:00
|
|
|
TWCR = (1 << TWINT) | (1 << TWEN);
|
2018-06-13 05:37:06 +02:00
|
|
|
|
2018-06-20 22:26:43 +02:00
|
|
|
uint16_t timeout_timer = timer_read();
|
2019-03-12 18:23:28 +01:00
|
|
|
while (!(TWCR & (1 << TWINT))) {
|
2018-06-23 20:18:47 +02:00
|
|
|
if ((timeout != I2C_TIMEOUT_INFINITE) && ((timer_read() - timeout_timer) >= timeout)) {
|
2018-06-20 22:26:43 +02:00
|
|
|
return I2C_STATUS_TIMEOUT;
|
2018-06-13 05:37:06 +02:00
|
|
|
}
|
2018-06-20 22:26:43 +02:00
|
|
|
}
|
2018-06-13 05:37:06 +02:00
|
|
|
|
2018-07-18 18:55:57 +02:00
|
|
|
// return received data from TWDR
|
|
|
|
return TWDR;
|
2018-05-14 16:17:24 +02:00
|
|
|
}
|
|
|
|
|
2019-04-16 05:32:57 +02:00
|
|
|
i2c_status_t i2c_transmit(uint8_t address, const uint8_t* data, uint16_t length, uint16_t timeout) {
|
2018-06-23 03:26:30 +02:00
|
|
|
i2c_status_t status = i2c_start(address | I2C_WRITE, timeout);
|
2018-05-16 04:30:58 +02:00
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
for (uint16_t i = 0; i < length && status >= 0; i++) {
|
2018-07-18 18:55:57 +02:00
|
|
|
status = i2c_write(data[i], timeout);
|
|
|
|
}
|
2018-05-16 04:30:58 +02:00
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
i2c_stop();
|
2018-05-16 04:30:58 +02:00
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
return status;
|
2018-05-14 16:17:24 +02:00
|
|
|
}
|
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
i2c_status_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length, uint16_t timeout) {
|
2018-06-23 03:26:30 +02:00
|
|
|
i2c_status_t status = i2c_start(address | I2C_READ, timeout);
|
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
for (uint16_t i = 0; i < (length - 1) && status >= 0; i++) {
|
2018-06-23 03:26:30 +02:00
|
|
|
status = i2c_read_ack(timeout);
|
|
|
|
if (status >= 0) {
|
|
|
|
data[i] = status;
|
|
|
|
}
|
2018-07-18 18:55:57 +02:00
|
|
|
}
|
2018-05-16 04:30:58 +02:00
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
if (status >= 0) {
|
|
|
|
status = i2c_read_nack(timeout);
|
|
|
|
if (status >= 0) {
|
|
|
|
data[(length - 1)] = status;
|
|
|
|
}
|
2018-06-23 03:26:30 +02:00
|
|
|
}
|
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
i2c_stop();
|
2018-05-16 04:30:58 +02:00
|
|
|
|
2019-03-15 16:55:07 +01:00
|
|
|
return (status < 0) ? status : I2C_STATUS_SUCCESS;
|
2018-05-14 16:17:24 +02:00
|
|
|
}
|
|
|
|
|
2019-04-16 05:32:57 +02:00
|
|
|
i2c_status_t i2c_writeReg(uint8_t devaddr, uint8_t regaddr, const uint8_t* data, uint16_t length, uint16_t timeout) {
|
2018-06-23 03:26:30 +02:00
|
|
|
i2c_status_t status = i2c_start(devaddr | 0x00, timeout);
|
2019-03-12 18:23:28 +01:00
|
|
|
if (status >= 0) {
|
|
|
|
status = i2c_write(regaddr, timeout);
|
2018-05-14 16:17:24 +02:00
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
for (uint16_t i = 0; i < length && status >= 0; i++) {
|
|
|
|
status = i2c_write(data[i], timeout);
|
|
|
|
}
|
2018-07-18 18:55:57 +02:00
|
|
|
}
|
2018-05-14 16:17:24 +02:00
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
i2c_stop();
|
2018-05-14 16:17:24 +02:00
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
return status;
|
2018-05-14 16:17:24 +02:00
|
|
|
}
|
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
i2c_status_t i2c_readReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length, uint16_t timeout) {
|
2018-06-23 03:26:30 +02:00
|
|
|
i2c_status_t status = i2c_start(devaddr, timeout);
|
2019-03-12 18:23:28 +01:00
|
|
|
if (status < 0) {
|
|
|
|
goto error;
|
|
|
|
}
|
2018-05-14 16:17:24 +02:00
|
|
|
|
2018-06-23 03:26:30 +02:00
|
|
|
status = i2c_write(regaddr, timeout);
|
2019-03-12 18:23:28 +01:00
|
|
|
if (status < 0) {
|
|
|
|
goto error;
|
|
|
|
}
|
2019-01-10 17:26:40 +01:00
|
|
|
|
2018-06-23 03:26:30 +02:00
|
|
|
status = i2c_start(devaddr | 0x01, timeout);
|
2018-05-14 16:17:24 +02:00
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
for (uint16_t i = 0; i < (length - 1) && status >= 0; i++) {
|
2018-07-18 18:55:57 +02:00
|
|
|
status = i2c_read_ack(timeout);
|
2018-06-23 03:26:30 +02:00
|
|
|
if (status >= 0) {
|
|
|
|
data[i] = status;
|
|
|
|
}
|
2018-07-18 18:55:57 +02:00
|
|
|
}
|
2018-05-14 16:17:24 +02:00
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
if (status >= 0) {
|
|
|
|
status = i2c_read_nack(timeout);
|
|
|
|
if (status >= 0) {
|
|
|
|
data[(length - 1)] = status;
|
|
|
|
}
|
2018-06-23 03:26:30 +02:00
|
|
|
}
|
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
error:
|
|
|
|
i2c_stop();
|
2018-05-14 16:17:24 +02:00
|
|
|
|
2019-03-15 16:55:07 +01:00
|
|
|
return (status < 0) ? status : I2C_STATUS_SUCCESS;
|
2018-05-14 16:17:24 +02:00
|
|
|
}
|
|
|
|
|
2019-03-12 18:23:28 +01:00
|
|
|
void i2c_stop(void) {
|
2018-07-18 18:55:57 +02:00
|
|
|
// transmit STOP condition
|
2019-03-12 18:23:28 +01:00
|
|
|
TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
|
2019-01-10 17:26:40 +01:00
|
|
|
}
|